Abstract-Thermal control is crucial to real-time systems as excessive processor temperature can cause system failure or unacceptable performance degradation due to hardware throttling. Real-time systems face significant challenges in thermal management as they must avoid processor overheating while still delivering desired real-time performance. Furthermore, many real-time systems must handle a broad range of uncertainties in system and environmental conditions. To address these challenges, this paper presents Thermal Control under Utilization Bound (TCUB), a novel thermal control algorithm specifically designed for real-time systems. TCUB employs a nested feedback loop that dynamically controls both processor temperature and CPU utilization through task rate adaptation. Rigorously modeled and designed based on control theory, TCUB can maintain both desired processor temperature and CPU utilization, thereby avoiding processor overheating and maintaining desired soft realtime performance. A salient feature of TCUB lies on its capability to handle a broad range of uncertainties in terms of processor power consumption, task execution times, ambient temperature, and unexpected thermal faults. The robustness of TCUB makes it particularly suitable for real-time embedded systems that must operate in highly unpredictable environments. The advantages of TCUB are demonstrated through extensive simulations under a broad range of system and environmental uncertainties.
I. INTRODUCTION
Real-time embedded systems face significant challenges in thermal management as they adopt modern processors with increasing power density and compact architecture. Such systems must avoid processor overheating while still maintaining desired real-time performance. While modern processors usually rely on hardware throttling mechanisms to prevent overheating, such mechanisms cause performance degradation unacceptable for real-time applications.
Moreover, real-time embedded systems must deal with a broad range of uncertainties in system characteristics and environmental conditions:
• Power consumption: The power consumption of a processor may vary significantly when running different tasks, and can be influenced by the instructions executed [1] .
• Ambient temperature: In contrast to servers operating in air-conditioned environments, real-time embedded systems may operate in diverse environments under a wide range of ambient temperature.
• Thermal faults: Due to their harsh operating conditions embedded systems can be particularly susceptible to failures of cooling subsystems [2] .
• Task execution times: The execution times of many realtime applications are unknown a priory because their executions are strongly influenced by the operating environment and sensor inputs.
To meet these challenges, we present Thermal Control under Utilization Bound (TCUB), a novel dynamic thermal management algorithm specifically designed for real-time embedded systems. TCUB employs feedback control loops to control both the processor temperature and CPU utilization by adjusting task rates. In contrast to earlier research on feedback control real-time scheduling that ignores thermal issues [3] , TCUB can maintain both desired processor temperature and CPU utilization bound, thereby avoiding processor overheating and maintaining desired real-time performance. TCUB has the following salient features.
• TCUB features a nested feedback control structure consisting of (1) a low-rate thermal controller dealing with the slower thermal dynamics, and (2) a high-rate utilization controller handling the faster CPU utilization dynamics caused by uncertainties in task execution times. The thermal controller outputs a set-point for the CPU utilization that accounts for the thermal dynamics and is consistent with the schedulability bounds of the real-time system. This set-point is, in turn, used by the utilization controller to adjust the task rates. The modular control structure allows separate control designs optimized for thermal-protection and utilization-regulation.
• In contrast to earlier research on thermal-ware realtime scheduling that relies on accurate system and task models [4] - [8] , TCUB is a highly robust algorithm that can handle a broad range of uncertainties in terms of processor power consumption, task execution times, thermal faults, and ambient temperature. The robustness of TCUB makes it particularly suitable for real-time embedded systems that operate in highly unpredictable environments.
• In contrast to model predictive control adopted by earlier research [9] that results in complex robustness analysis, conservative design, and incurs high computational overhead, TCUB features a simple and efficient thermal controller that integrates a discrete-time-proportionalintegral-controller and a traditional anti-windup controller designed to enforce the desired CPU utilization bound, which has O(1) time complexity. The antiwindup controller is necessary to handle the schedulability bounds that impose hard saturation constraints on the output of the thermal controller (utilization set-point).
Moreover, the control approach allows rigorous analysis of stability and robustness under uncertainties.
• Extensive simulation results demonstrate the stability and robustness of TCUB under a wide range of uncertainty and operating conditions including varying power consumption and ambient temperature, as well as thermal faults. The rest of the paper is organized as follows. Section II-A presents a difference equation model that characterizes the thermal dynamics of real-time systems. Section IV details the design and stability analysis of TCUB. Section V provides simulation results. Section VI introduces related work. Section VII concludes the paper.
II. PROBLEM FORMULATION
In this section we first present the system model adopted in this work , and then we discuss the goals of thermal control for real-time systems.
A. System Models
A key feature of our system model is that it characterizes the uncertainties in real-time systems in terms of task execution time, power consumption, ambient temperature, and thermal faults. We assume a single processor real-time system running n independent, periodic real-time tasks, {T i |1 ≤ i ≤ n}. Each task T i has a period p i . The task rate r i of the task T i is defined as r i = 1 pi . Each task has a soft dealine related to its period and an estimated execution time c i known at design time. However, the actual execution time a i at run time is unknown and may deviate from c i .
The rate r i of the task T i can be dynamically adjusted within a range [R min,i , R max,i ]. Earlier work had shown that task rates in many real-time applications (e.g., digital feedback control [10] and multimedia [11] ) can be adjusted in certain ranges without causing system failure. A task running at a higher rate contributes a higher value to the application at the cost of higher CPU utilization.
When tasks are running on the processor, the active power consumed by the processor fluctuates significantly. Earlier work refers to such significant power variation during run time as power phase behavior [1] . At the instruction level, different instruction types, inter-instruction overhead, memory system state, and pipeline related effects cause power fluctuation [12] . Therefore, while the estimated active power of the processor, P a , is known, the actual active power of the processor may deviate from the estimate at run time. When the processor is idle, the processor consumes idle power P idle .
We adopt the well known thermal RC model to characterize the thermal dynamics of the processor [2] , [13] :
where T (t) is the temperature of the processor, T 0 is ambient temperature, P (t) is the actual power consumed by the processor,
, where C th is heat capacity and R th is heat resistance. As embedded systems may operate in diverse environments, the ambient temperature T 0 may change. Moreover, thermal faults (e.g., fan failure) may cause significant change to the thermal resistance [2] . A thermal control algorithm designed for real-time systems must handle these uncertainties at run time.
B. Design Goals
Our thermal control algorithm is designed to meet two primary requirements: (1) to prevent processor overheating, and (2) to maintain desired soft real-time performance. Due to the uncertainties faced by real-time systems, TCUB adopts a feedback control approach that dynamically controls the processor temperature and real-time performance. It allows users to specify a temperature set-point T R , and a utilization bound U max . For processors support hardware throttling, the temperature set-point is below the temperature threshold for hardware throttling so as to avoid the unpredictable performance degradation caused by throttling. For processors that do not support throttling, the temperature set-point should be below the maximum temperature acceptable to the processor. The CPU utilization bound U max should be below the schedulable utilization bound of the real-time scheduling policy (e.g., [14] ).
TCUB is designed to prevent processor overheating by keeping the temperature below or close to the temperature set-point T R , and to maintain desired software real-time performance by enforcing the CPU utilization bound U max . 1 Moreover, TCUB must handle uncertainties in terms of power consumption, task execution times, ambient temperature, and thermal fault. Finally, the control algorithm should be simple and efficient to provide a practical solution for resource-limited embedded systems.
III. OVERVIEW OF TCUB
We propose a multi-rate nested feedback-loop control approach to manage both the temperature and the utilization. As shown in Fig. 1 , there are two control loops in TCUB that operate at different time scales. The outer loop is responsible for thermal control and runs at a lower rate than the inner loop responsible for utilization control. In the outer loop the thermal controller aims to enforce the specified temperature set-point T R . At the end of the k th sampling period of the outer loop, the thermal controller computes the utilization setpoint U s (k) for the utilization controller of the inner loop based on the measured temperature T (k) provided by the thermal monitor. The inner-loop utilization controller ensures that the utilization converges to the set-point U s (k) computed by the thermal controller by adjusting the task rates. At the k th sampling period of the inner loop, the utilization controller output the task rate change Δr(k ) based on the measured utilization U (k ). The rate actuator adjusts tasks rate based on the output of the utilization controller. Our multi-rate nested control approach has several important advantages.
1) The thermal dynamics are typically significantly slower than the utilization dynamics, which motivates a multirate control approach. The processor thermal-control problem usually involves a large thermal time-constant (τ th = R th C th ≈ 150 seconds) whereas existing utilization controllers (which we incorporate into our design) typically have dynamic responses within a few seconds (e.g., less than 4 seconds [3] ).
2) Unlike computationally intensive model predictive control adopted by earlier work on thermal control [9] , our proposed nested control architecture greatly simplifies the control algorithms. It requiring neither complicated gainscheduling tables nor complicated on-line optimization algorithms. The lower rate thermal-control loop further reduces computational burden. 3) We provide a stability and robustness analysis for the thermal-controller, based on the necessary and sufficient Nyquist Stability criterion which allows us to directly relate uncertain physical properties of our thermal-dynamic control problem, whereas the model predictive control approach [9] has to rely on a conservative small gain assumption and offers little insight into the physical parameter uncertainties which directly affect stability and performance. Specifically, the nested control loops work as follows. The thermal and utilization controller employ two sampling periods: T s , which denotes the sampling period of the processor's temperature; and T u , which is the sampling period of the utilization (T u < T s ). At the end of the k th temperature sampling period, the feedback loop is invoked and executes the following steps:
1) The temperature monitor sends the processor's temperature T (k) to the thermal controller over the last sampling period.
2) The thermal controller calculates the CPU utilization setpoint of the processor, U s (k), based on T (k) and temperature reference. It then sends U s (k) to the utilization controller. Note U s (k) is effectively held for m samples in which m is a positive integer which relates the outerloop sample time T s to the inner-loop sample time T u such that T s = mT u . 3) The utilization controller adjusts the task rates through the rate actuator at each T u sampling period so as to track the utilization set-point U s (k). In TCUB, we employ FC-U [3] as the utilization controller. FC-U uses a Proportional controller to ensure the utilization set-point; its effectiveness in single processor real-time systems has been validated in past studies. One benefit of our nested control structure is modular design, that is, we can design the two control loops separately. For utilization control loop we reuse the well studied feedback control utilization controller FC-U [3] . The effectiveness of FC-U is justified by the simulations and experiments. In the following sections, we only focus on the thermal controller design and stability analysis.
IV. THERMAL CONTROL DESIGN AND ANALYSIS
The principal challenge for the thermal controller design is to guarantee that a maximum allowable temperature T R is not exceeded while the thermal-control output U s (k) is subject to actuator-saturation which is governed by a set of utilization bounds {U min , U max }(0 ≤ U min < U max ≤ 1). The maximum utilization bound U max is the scheduler-dependent utilization bound beyond which tasks may miss a deadline. The minimum utilization bound U min can be determined by taking the sum of the product of each minimum achievable task execution time with each corresponding minimum allowable task rate for a given system. The thermal controller is required to regulate the temperature of the processor to track T R subject to the constraints of utilization by its output U s (k). Therefore, a proportional-integrator (PI) controller with an integratoranti-windup controller is proposed to determine U s (k) while addressing actuator limitations in order to guarantee stability. This simple yet elegant outer-thermal control loop can be run at a significantly lower-rate without any noticeable performance loss due to the systems high thermal time constant.
In this section we describe the control design and analysis of TCUB. In the following sections we present the design of thermal controller and the stability analysis.
A. Dynamic Model for Thermal Control
As a foundation for the design of the thermal controller, we derive a discrete-time, difference-equation model that characterizes the dynamic relationship between the CPU utilization U (k) (the control input) and the processor temperature T (k) (the controlled variable). We first characterize the relationship between the power consumption and the CPU utilization and then derive a discrete-time model based on the thermal RC model .
First, we characterize the relationship between the power consumption of the processor and its CPU utilization. CPU utilization is the fraction of the time when CPU is active in a time interval. Let U (k) denote the CPU utilization in the k th sampling period. The average power of the processor in k th sampling period,P (k), has the following relationship with
where G p represents the ratio between the actual active power at run time and the estimated active power P a . In (2) G p P a is the actual power when the CPU is active, and U (k) is the fraction of time when the CPU is active. P idle is the power when the CPU is idle, and 1 − U (k) is the fraction time when the CPU is idle. The same power model is also used in temperature simulation of server systems [15] .
Next, we transform the thermal RC model (1) to a discretetime model. Denote the Laplace transform of T (t) as T (s) and P (t) as P (s) from (1) we have the following model
For the thermal control analysis we need to derive a discretetime model to approximate this system. The thermal controller issues a fixed-periodic utilization set-point which the inner-loop utilization controller closely and quickly regulates to. This utilization set-point is proportional to the average power consumed by the processor, as previously mentioned the thermal-time constant is large, therefore the effects of transients are negligible. Therefore, a ZOH-equivalent model is appropriate to approximate a discrete-time model of the thermal dynamics of the system. It is straightforward to derive the linear ZOH-equivalent discrete time model from (3) as follows [16] :
where k represents k th sampling period, Φ = exp(− Ts R th C th ) and T s is the sampling period.
Then we combine the thermal RC model (1) and the relationship between power and utilization (2), specifically, by substituting P (k) forP (k), we could derive the model employed in thermal control:
B. Thermal Controller Design
The structure of thermal controller we proposed is illustrated in Fig. 2 . It consists of a proportional-integral (PI) controller (denoted as K(z)), an anti-windup controller (denoted aŝ H(z)) which is determined from the modelĤ(z) and a saturation block. The PI controller's output is limited by the saturated block and then the utilization set-point output by the thermal controller cannot surpass the utilization bound assigned by the users. Essentially anti-windup controller transforms nonlinear behavior of the real-time systems induced by the utilization bounds to linear behavior so that normal linear control design could be exploited. The input of the PI controller is the error between the reference trajectory and linearized temperature ΔT lin (k). The control output of the PI controller, u(k), is limited to enforce utilization bounds by the saturated block,
In the normal case, the maximum utilization U max is or less than the schedulable utilization bound of the tasks set, U B . The error between U (k) and u(k), denoted asŪ (k), is passed through a thermal model of the processor (denotedĤ(z)) which generates a compensation term ΔT (k), when combined with the actual processor temperature difference ΔT (k), a linearized temperature difference (ΔT lin (k) = ΔT (k) + ΔT (k)) is fed-back to the controller K(z) in order to guarantee stability. This compensation is also known as anti-windup control. It is noted that we use the thermal model of the processor as the transfer function of the processor here but without considering dynamic of the utilization controller. This is one of the benefits of nested control structure, that is, we can design the thermal and utilization controller separately. In order to describe our implementation of the thermal controller, as presented in Algorithm 1, we denoteT idle as an estimate of the idle temperature T idle (t) andT o as either an estimate or measurement (if available) of environmental temperature T o .
For thermal controller design, we rewrite the model (5) in a more compact form. Note that the temperature T (k) depends ultimately on the environmental temperature T 0 , the idle temperature component T idle which depends on the idle power component P idle such that T idle (t) = R th P idle , and the active power component ΔT (k), that is, T (t) = ΔT (t) + T 0 + T idle . Then the model (5) could be rewritten as ΔT (k + 1) = ΦΔT (k) + ΓU (k) (6) where Γ = k p R th (1 − Φ) and k p = (G a P a − P idle ). In model (6) uncertainty in G p can be expressed in terms of the following bounds on the actual power gain k p such that
In Z-domain the model (6) can be written as follows
To design the thermal controller with the proposed structure we follow two steps. First a nominal linear controller K(z) ignoring the saturating limit is designed. In this work the nominal linear controller is a PI-controller, K(s) = K P + K I s+ωI s . The discrete time controller K(z) is synthesized using the IPESH-transform from the continuous time controller model K(s). The IPESH-transform, like the bilinear-transform, is both a passivity and stability preserving transform which can be applied to any linear-time invariant model K(s) except that it will not suffer from warping effects and therefore closely matches the magnitude response up to the Nyquist frequency 
The resulting discrete time controller is:
Secondly, an anti-windup controllerĤ(z) is designed to limit performance deterioration in the event of a control constraints being encountered. From aforementioned thermal control design, we can present the algorithm of the thermal controller as follows:
The thermal controller related parameters used in the algorithm are explained in Section IV-C.
C. Stability Analysis
We analyze the condition of stability of the proposed control structure in this section. For a real-time system under thermal control, stability ensures that the processor temperature converges to the temperature set-point. In order to discuss stability, we recall the following definition and the Nyquist stability theorem.
Algorithm 1 Thermal Controller
Require: Temperature set-point, TR; Utilization bounds, Umin, Umax 1: while At the end of sampling period do 2:
The temperature difference set-point, ΔTR(k) is computed by
The linearized temperature ΔT lin (k) is computed by
if Umin ≤ u(k) ≤ Umax then 7: Us(k) = u(k)
8:
if U (k) < Umin then {Enforce Us(k) bound} 10:
else {U (k) > Umax}
12:
Us(k) = Umax Note that Fig. 3 can be derived from Fig. 2 when H(z) = H(z). Therefore, from Theorem 1 and Fig. 3 we obtain Lemma 1 in order to verify stability of the our proposed control structure (Fig. 2) . Fig. 2 Fig. 2 in which ΔT R is the input, and ΔT lin is the output is stable if:
Lemma 1. The closed-loop system depicted in
Ts(1+Φmax) . where GM is the desired worst-case gain margin and , 0 ≤ GM < ∞.
Due to space limit the proof is omitted here and can be found in an extended version of this paper [21] for the proof.
For our control structure shown in Fig. 2 , intuitively there are only two cases to maintain stability. The first case, when the control input U min ≤ u(k) ≤ U max (which implies thatŪ (k) = 0) we want to enforce stability of the active closed-loop system consisting of K(z) and H(z), and openloop stability ofĤ(z) (satisfied by assumption). For the second case, when the control input saturates u(k) < U min or u(k) > U max , we want to enforce stability of the active closed-loop system consisting of K(z) andĤ(z), and openloop stability of H(z) (satisfied by assumption). The antiwindup controller corresponds to the integrator component of our proposed controller K(z) from deviating infinitely far from its ideal output when actuator saturation has occurred. We will always know what U max will be as it is dictated by the scheduler chosen, however, some uncertainty may remain on choosing the lower-limit U min due to task execution time. Therefore even choosing the ultimate lower-bound U min = 0 can always be a safe choice even if U min > 0 in that it will result in a slight sub-optimal lag in allowing the controller to increase the utilization levels due to a decrease in environmental temperature for example. Considering that environmental temperature changes are fairly slow, this slight lag is typically unnoticeable. For a more detailed discussion on anti-windup control, we refer the reader to [22] , [23] .
The Theorem 2 reveals the appealing feature of our thermal controller, that is, its robustness under power change and thermal fault can be guaranteed analytically. Since k p involves uncertainty of power change represented by G p according its definition, k p = (G p P a − P idle ), k p max corresponds to the maximum actual power changes that TCUB can cancel. For example, if k p max = 510, P a = 51.9w and P idle = 13.3w, we can calculate that the upper limit of G p is 10.11, that is, even if the actual power is 10.11 times by the estimated power, the thermal controller still can stabilize the system. Similarly, the capability of TCUB to handle thermal fault (modeled by increased thermal resistance) is represented by R th max .
In addition, it is obvious that for the steady-state case when the u(k) = U s (k) that ΔT R (k) = ΔT lin (k) = ΔT fb (k) due to the integrator term in K(z). Therefore, as claimed, even when we use estimates of the idle temperatureT idle and environmental temperatureT o , it is from the following equation:
that we have T R = T (k), that is, the processor's temperature converges to the temperature set point.
It is noted that due to the minimum task rate constraints, there exists a lower bound for the feasible utilization, which in turn results in a lower bound for the feasible temperature. The lower bounds for the utilization and temperature are related to the rate constraints, the actual execution times, and the actual power consumption. TCUB can achieve satisfactory thermal and real-time performance only if both the given temperature set-point and the utilization bound are feasible under the task rate constraints.
V. EVALUATION
The simulation environment consists of two components: an event driven simulator implemented in C++ and a Simulink In our simulation the task set running on the processor consists of 10 periodic soft real-time tasks. The Rate Monotonic (RM) scheduling algorithm [14] is employed to schedule all these tasks. Initially, the period of each task T i is randomly generated in the range [100ms, 200ms] . Based on the initial tasks rate, the execution time of tasks are chosen in the way that each task has nearly equal utilization and the collective utilization of all tasks is close to the schedulable utilization bound. The minimum rate of one task equals its execution time while the maximum rate equals 10 times of initial tasks rate. The deadline of each task equals its period.
The processor simulated in our work is a 2.6GHz Pentium 4 (P4) processor with 130nm Northwood core. All thermal related parameters, except thermal capacitance, shown in Table  I are based on Intel technical specification [24] . The thermal capacitance is acquired by simulating P4 on Hotspot [25] , an architecture level simulator. [26] In the following simulations, we choose 70
• C as the setpoint of the processor's temperature. The set-point is lower than the maximum case temperature to avoid surpassing the maximum case temperature during dynamic regulation. The thermal fault resistance, R th , is based on the estimated thermal RC model presented in [2] . Table II shows the controller parameters of TCUB which are calculated using the methods discussed in Section IV.
We compare TCUB against three baseline algorithms 2 , OPEN, TC and FC-U. OPEN statically set task rates based on the estimated execution times to achieve the schedulable utilization bound (which is higher than the utilization bound U max adopted by TCUB. OPEN represents a static approach commonly used in practice. TC has the same thermal controller as TCUB, but does not include the utilization controller. After the thermal controller outputs the utilization set-point, it sets the task rates based on the estimated execution times. FC-U [27] employs the same utilization control algorithm used in TCUB, but does not has the thermal controller to manage temperature. As subsets of TCUB, TC and FC-U allow us to evaluate the effectiveness of the integrated control approach of TCUB for both temperature and utilization.
A. Experiment I: Power Deviation
This set of simulations is designed to evaluate TCUB when the processor's active power deviate from the estimate, which represent the phase change of the power in the processor observed in previous empirical studies [1] . We use different power ratios, i.e., the ratio between the actual and estimate active power, in different runs. In the first run the power ratio is 2, i.e., the actual active power is twice the estimate; in the second run, the power ratio is 0.5, i.e., the actual power is half of the estimate. The task execution times are the same as their estimate in this set of experiments. Fig. 4 show the simulation resutls when the power ratio is 2. In Fig. 4(a) , the temperature under TCUB converges to the temperature set-point 70
• C , while its utilization is still below the utilization bound. Note that TCUB forces the CPU utilization lower than its utilization bound, which is necessary to maintain the temperature set-point in case of high active processor power. In contrast, although FC-U (seeing Fig. 4(c) ) maintains the utilization bound it violates the temperature setpoint. OPEN behaves similarly to FC-U except it achieves slightly higher utilization and temperature because the task rates are initiated as the schedulable utilization bound which is higher than the utilization bound adopted by FC-U. TC performs similarly to TCUB. This is because the execution times are the same as their estimate in this experiment, and hence utilization control is not necessary. There is no deadline miss under all algorithms in this experiment. Fig. 5 illustrate the simulation results when power ratio is 0.5. TCUB undershoots the temperature set-point while reaching the utilization bound in this experiment. Due to the low processor power, the utilization bound constraint is activated before the temperature reaches the set-point. As a result, TCUB stops increasing the utilization to enforce the utilization bound. TC behaves similarly to TCUB because the task execution times conform to the estimation. FC-U enforces the utilization bound, which results in a temperature lower than the set-point. OPEN behaves similarly to FC-U.
In summary, this set of experiments demonstrate our thermal controller can effectively handle uncertainties in power consumption.
B. Experiment II: Execution Time Variation
This set of experiments is designed to evaluate TCUB under uncertainties in task execution times. We use execution-time factor (etf) to denote the ratio between the actual and the estimated execution times. For example, when etf is 2, the actual execution time is twice the estimate. We simulate the case of etf = 2 in this set of experiments. Note that for these experiments the power ratio is 1 , i.e., the processor's active powers is the same as the estimate.
The results are shown in Fig. 6 . For TCUB the temperature is below the set-point, while the utilization reaches the schedulable bound. Since power ratio is 1 in this experiment, the utilization bound constraint is activated before the processor's temperature reaches the set-point. TCUB successfully enforces the utilization bound even when the actual execution times exceed their estimate by 100%. No deadline miss is observed under TCUB. This result demonstrates that TCUB effectively handles uncertainties in task execution times through the utilization controller. Similarly, FC-U enforces the utilization bound. In contrast, TC causes the utilization to reach 1.0 as well as a significant number of deadline misses since it adjusts task rates based on their estimated execution times. OPEN also resulted in deadline misses due to the deviation of task execution times from the estimate.
Collectively, the first two sets of experiments demonstrate TCUB is the only algorithm in our study that can consistently maintain both acceptable temperature and soft real-time performance under uncertainties of power consumption and task execution times.
C. Experiment III: Robustness of TCUB
This set of experiments is designed to stress-test the robustness of TCUB under uncertainties of both execution times and power consumption. For all the experiments we plot the average temperature and utilization over the last 300 sampling period to exclude the transient effect response in the beginning of the experiments. Fig. 7 demonstrates the robustness of TCUB when both the execution time factor and the power ratio vary in a wide region. The area filled by circles, i.e., empirical area, represents the results in which TCUB satisfies the criteria of average temperature (≤ 70.7
• C) and average utilization (≤ 0.677), which are 1.01 times of temperature and utilization set-point respectively. The theoretical bound for the execution time factor is the analytical maximum execution time factor below which the utilization controller can maintain stability based on the analysis presented in [28] . The theoretical bound of the power ratio is the maximum power ratio below which our thermal controller can maintain stability based on Theorem 2. The feasible bound is determined based the minimum task rates of our workload as discussed in Section IV-C. The area surrounded by the theoretical and the feasible bound is the area within which our system is stable based on our analysis. we call it analytical area. As shown in Fig. 7 , the empirical area matches well with the analytical area. These results demonstrate that TCUB can maintain desirable temperature and utilization under considerable uncertainties in terms of both power consumption and execution times. Furthermore, the close match between the analytical and empirical area demonstrates the effectiveness of our control model and analysis.
D. Experiment IV: Thermal Fault
This set of experiments is designed to examine the capability of TCUB to deal with thermal faults based on the empirical model presented in [2] . We simulate the case fan failure by doubling the thermal resistance, R th , of the processor. As shown in Fig. 8 , under TCUB the temperature converges to 70 • C while the utilization remain considerably lower than the utilization bound. Since the thermal resistance doubles in this case, the processor generates more heat at the same utilization and TCUB enforces the temperature set-point by enforcing a low level utilization. TC performs similarly to TCUB as the utilization bound is not activated when it converges to the temperature set-point. In contrast, both FC-U and OPEN significantly overshoot the temperature set point. Fig. 9(a) , TCUB ensures the temperature set-point while the utilization is below the set-point. To compensate the increase of ambient temperature change, TCUB maintains a low level of utilization to reduce the amount of heat generated by the processor. TC behaves similarly to TCUB. In contrast, both FC-U and OPEN exceed the temperature set-point with high utilization.
VI. RELATED WORK
Thermal-aware real-time scheduling has received attention recently. Existing single-processor scheduling algorithms [4] - [8] exploit DVFS to enforce temperature bounds while meeting task deadlines. Thermal-aware tasks relocation and scheduling algorithms have also been proposed for multi-processor or multi-cores systems [27] , [29] . Despite significant research on thermal-aware real-time scheduling, existing algorithms rely on accurate knowledge about the system characteristics such as task execution times, power consumption, and ambient temperature, which can vary at run time for real-time systems operating in unpredictable environments. In sharp contrast, thanks for its robust feedback control approach TCUB is specifically designed to handle a broad range of uncertainties dynamically. In addition, TCUB does not rely on DVFS to control processor temperature, which makes it a practical solution even for embedded processors that do not support DVFS.
The most related to our work is [9] which proposed a modelpredictive control approach for thermal and utilization control in distributed real-time systems. While sharing similar goals as TCUB, there are several major differences between that work and TCUB. First, the algorithm proposed in [9] uses different actuators to control temperature (DVFS) and utilization (task rate adaptation). Instead, TCUB uses only task rate adaptation to control both temperature and utilization. This not only makes TCUB a more general solution, but also poses unique challenges as temperature and utilization control are closely coupled in our system due to the shared actuator. Second, our control design is fundamentally different from the model predictive control approach taken in [9] . We significantly simplified the control problem by explicitly enforcing the utilization bound by including it into an integrator-anti-windup thermal control strategy. Our novel control design result in a simple and efficient nested control algorithm with O(1) runtime overhead. In contrast, the model predictive controller [9] rely on a least-squares estimator with polynomial complexity to the product of the number of tasks and the control and prediction horizons. The simplicity and efficiency of TCUB make it a practical solution even for resource-limited embedded processors. Finally, our simple control approach allows rigorous robustness analysis. Since our robustness analysis is based on the necessary and sufficient conditions required of the Nyquist stability criteria, we prove and demonstrate how our controller can respond quickly while operating under a wide range of system uncertainties. In contrast, the small-gain conditions [30] required to satisfy robustness criteria of the proposed model -predictive-controller presented in [9] tend to be conservative and computationally intensive to verify [31] . Loosening these model uncertainty constraints for modelpredictive controllers is a daunting task as noted in [32] and currently being addressed in [33] - [35] .
A multitude of feedback real-time scheduling and utilization control algorithms have been proposed in recent years, [36] - [42] , but they are not cognizant of processor temperature. In contrast, TCUB is designed to control both the real-time performance and the processor temperature. While TCUB incorporates a utilization controller, the key contribution of this work is the nested control architecture and the novel thermal controller that can handle the utilization bound constraint needed to enforce desired soft real-time performance.
VII. CONCLUSION Many embedded systems face the critical challenge of managing both the processor temperature and software realtime performance in unpredictable environments. This paper presents TCUB, a control-theoretic algorithm for managing both the processor temperature and real-time performance. Rigorously modeled and designed based on control theory, TCUB can avoid processor overheating and maintain soft real-time performance. A salient feature of TCUB lies in its capability to handle different types of uncertainties in terms of (1) processor power consumption, (2) task execution times, (3) ambient temperature, and (4) unexpected thermal faults. The robustness of TCUB makes it particularly suitable for real-time embedded systems that must deal with highly unpredictable environments. Moreover, TCUB features a nested feedback control structure consisting of (1) a low-rate thermal controller dealing with the slower thermal dynamics, and (2) a highrate utilization controller handling the faster CPU utilization dynamics caused by uncertainties in task execution times. The nested control scheme is modular, efficient, and practical for embedded systems with tight resource constraints. The advantages of TCUB have been demonstrated through extensive simulations under a broad range of system and environmental conditions. ACKNOWLEDGMENT
